Near-Zero-Power Temperature Sensing via Tunneling Currents Through Complementary Metal-Oxide-Semiconductor Transistors. by Wang, Hui & Mercier, Patrick P
UC San Diego
UC San Diego Previously Published Works
Title
Near-Zero-Power Temperature Sensing via Tunneling Currents Through Complementary 
Metal-Oxide-Semiconductor Transistors.
Permalink
https://escholarship.org/uc/item/284393cm
Journal
Scientific reports, 7(1)
ISSN
2045-2322
Authors
Wang, Hui
Mercier, Patrick P
Publication Date
2017-06-30
DOI
10.1038/s41598-017-04705-6
 
Peer reviewed
eScholarship.org Powered by the California Digital Library
University of California
1Scientific RepoRts | 7: 4427  | DOI:10.1038/s41598-017-04705-6
www.nature.com/scientificreports
Near-Zero-Power Temperature 
Sensing via Tunneling Currents 
Through Complementary Metal-
Oxide-Semiconductor Transistors
Hui Wang  & Patrick P. Mercier
Temperature sensors are routinely found in devices used to monitor the environment, the human body, 
industrial equipment, and beyond. In many such applications, the energy available from batteries or the 
power available from energy harvesters is extremely limited due to limited available volume, and thus 
the power consumption of sensing should be minimized in order to maximize operational lifetime. Here 
we present a new method to transduce and digitize temperature at very low power levels. Specifically, 
two pA current references are generated via small tunneling-current metal-oxide-semiconductor field 
effect transistors (MOSFETs) that are independent and proportional to temperature, respectively, which 
are then used to charge digitally-controllable banks of metal-insulator-metal (MIM) capacitors that, via 
a discrete-time feedback loop that equalizes charging time, digitize temperature directly. The proposed 
temperature sensor was integrated into a silicon microchip and occupied 0.15 mm2 of area. Four tested 
microchips were measured to consume only 113 pW with a resolution of 0.21 °C and an inaccuracy of 
±1.65 °C, which represents a 628× reduction in power compared to prior-art without a significant 
reduction in performance.
Temperature is an important parameter to measure in a variety of applications such as environmental monitoring, 
wearable biomedical devices, smart homes, and industrial internet-of-things equipment. Since devices employed 
in such applications often need to be ultra-small and/or unobtrusive, there is often little room for a battery or 
energy harvesting source. Thus, the overall power available for such systems is limited, in some cases to below 
1 nW1, in order to support long system lifetime in a wide variety of applications2–5.
To reduce the power of temperature sensing, prior-art has suggested carefully measuring the temperature 
characteristics of bipolar junction transistors (BJT) integrated on silicon microchips. In such cases, temperature 
is transduced by comparing the proportional to absolute temperature (PTAT) characteristic of the difference 
between two base-emitter voltages of a vertical NPN BJT (ΔVBE) with the complementary to absolute temperature 
(CTAT) characteristic of the base-emitter voltage (VBE), or with a co-integrated constant with temperature (CWT) 
voltage reference6–8. However, biasing BJTs in the forward-active region with sufficiently low noise properties usu-
ally demands currents in the nA-μA range that, coupled with supply voltages on the order of a few volts and the 
power overhead of biasing, control, and analog-to-digital conversion circuits, still exceeds the power demands 
of ultra-small sensing nodes. To further reduce power consumption, other prior-art has suggested exploiting the 
temperature-dependency of electron/hole mobility, threshold voltage, and drain currents of MOSFETs9–11. Since 
most modern electronic devices used for amplification, analog-to-digital conversion, digital processing, and wire-
less telemetry utilize complementary metal-oxide-semiconductor (CMOS) technology, low-cost homogeneous 
integration of temperature sensing and all other device functionality is possible. Since MOSFETs have several 
different temperature dependencies, there are many possible ways to create PTAT, CTAT, or CWT references. 
For example, by connecting the gate, bulk and drain of a p-channel MOSFET together, the characteristic of the 
drain current with respect to the gate voltage approximates a pn-junction and thus can be employed to detect 
temperature in a similar way to conventional BJT-based transducers12. The temperature-encoded analog signals 
(currents or voltages) can then be digitized by voltage-, current-, frequency-, or time-to-digital conversion13–15. 
However, all prior-art MOSFET-based techniques still require at least tens of nW of power16, 17, and often require 
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external CWT frequency sources for digitization that are not included in the quoted power number. There are 
thus no current temperature sensing techniques that achieve the sub-nW power consumption necessary to enable 
next-generation near-zero-power sensing nodes.
Here we present a new temperature sensing technique that relies on complementary temperature depend-
encies of n- and p-type MOSFETs biased in the subthreshold region, together with CWT tunneling currents 
and a capacitive charging-time-to-digital feedback architecture that digitizes temperature at 113 pW in a fully 
monolithically-integrated manner, which represents a 628× reduction in power over prior-art16. Specifically, a 
2-transitor (2T) subthreshold PTAT voltage reference generator16 (VRG) was implemented to serve as the tem-
perature sensing element, while another temperature-stabilized 2T subthreshold VRG18 was employed as a CWT 
reference, replacing conventionally power-hungry band-gap VRGs. The PTAT and CWT analog voltages were 
then converted to pA-level currents via self-biased current generators based on tunneling effects. Temperature 
was then digitized by charging digitally-controllable monolithic MIM capacitors with the pA-level currents and 
matching the charging time between the PTAT and CWT paths via feedback-driven tuning of the MIM capacitors 
for direct ultra-low-power digital readout.
Results
Temperature transduction is, at its core, achieved by observing the change in a physical parameter that is 
temperature-dependent, and comparing that change to a known, ideally CWT, reference. In CMOS circuits, that 
known reference is typically implemented via a band-gap reference circuit, typically producing 1.25 V (close to 
the 1.22 eV bandgap of silicon)19–21. However, the high required output voltage precludes very low power oper-
ation, as low-power CMOS circuits often work at sub-1 V levels. Additionally, most bandgap references require 
>1 nA22, precluding their use for sub-nW systems.
In this work, we introduce a CWT voltage reference circuit that utilizes only two conventional n- and p-type 
MOSFETs (NMOS and PMOS) in a two transistor (2T) push-pull arrangement18, as shown in Fig. 1A. When 
biased in the subthreshold or weak-inversion regime (i.e., |Vgs < Vth| where Vgs is the gate to source voltage and Vth 
is the threshold voltage of the transistors), the drain current of each transistor is given by:
µ φ= −
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where μ is mobility, Cox is oxide capacitance, W and L are the transistor width and length, respectively, n is sub-
threshold slope factor, φT is thermal voltage, and Vds is the drain to source voltage. In saturated subthreshold 
region where Vds > 4φT, the drain current of the transistor can be calculated by (2):
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By equating currents between the NMOS and PMOS, the output reference voltage can be computed, and its 
temperature sensitivity can be, to a first order, zeroed by appropriate sizing as depicted in Data S1 (Eqs 1–4). 
Unlike prior work, which required zero-threshold transistors to make a similar transistor arrangement work23, 
Figure 1. Subthreshold operation and gate-leakage in temperature-stabilized voltage and current reference 
generators in 65 nm CMOS technology. (A) Temperature-stabilized 2 T pW VRG operating in saturated 
subthreshold region. (B) Tunneling current in thin-gate CMOS transistors and temperature-compensated gate-
leakage current. (C) Monolithic implementation of the pA-level CWT current reference generator.
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the proposed circuit utilized only conventionally-available MOSFETs and was thus implemented at low cost 
with no additional mask sets required. Implemented in 65 nm CMOS, the VRG generated VREF = 345 mV with 
260.8 ppm/°C measured variation from −20 to 60 °C (Fig. S1A) and power varying from 0.1 pW (−20 °C) to 7 pW 
(60 °C) (Fig. S1B) over the same temperature range. A similar 2T arrangement, though in this case utilizing two 
NMOS transistors, was employed to generate a PTAT voltage reference (Fig. S1C). The 2T PTAT VRG generated 
a PTAT reference, VREF, PTAT, with a temperature coefficient of 0.76 mV/°C over the temperature range from −20 to 
60 °C (Fig. S1D). The measured power varied from 0.1 pW (−20 °C) to 62.9 pW (60 °C) over the same temperature 
range (Fig. S1E).
While temperature could be transduced by amplifying the difference between the CWT and PTAT VRGs and 
digitizing with a voltage-mode ADC, the power overhead of doing so would be large. Instead, we utilized these 
voltage references to build ultra-low-power current references, whose outputs can be more easily digitized using 
a novel charging-time-to-digital feedback scheme (described later). Generation of current sources from voltage 
references typically relies on applying the voltage reference across a CWT resistance via an analog feedback net-
work. However, the pA current levels required here necessitates TΩ resistors given the low VRG voltage levels, 
which are not conventionally possible to implement on- or off-chip in a small area.
Fortunately, it is possible to generate effectively large resistors in a small on-chip area by exploiting tunneling 
currents through thin gate oxides available in many modern CMOS processes. For example, the 2 nm SiO2 thick-
ness in 65 nm technology facilitates electron tunneling from the conduction band and valence band, and hole 
tunneling from the valence band, to the point where such gate conduction becomes non-negligible24–29. This tun-
neling current is a function of process parameters (gate oxide thickness and effective mass, barrier height, etc.)24 
and direct current (DC) bias condition. Transistors doped differently to support, for example, differing threshold 
voltages, can have opposite temperature coefficients that can be exploited to design CWT tunneling currents. For 
example, the tunneling current of low threshold (LVT) and standard threshold (SVT) PMOS transistors show 
opposite temperature dependences26. Therefore, the temperature dependence of the gate-leakage current can be 
minimized by placing appropriately sized LVT and SVT PMOS transistors in parallel with a size ratio of 11:1 and 
biasing them with a temperature-stabilized reference voltage VREF, therefore enabling temperature-stable pA-level 
current generation (Fig. 1B).
The monolithically-integrated CWT current reference generator is shown in Fig. 1C, where a self-biased 
ultra-low-power operational amplifier18 provides the feedback path. The total measured power consumption of 
the CWT current generator was measured to be 3.2 pW. Using a similar topology, a PTAT current generator was 
implemented employing a 2T PTAT VRG, and consumed 5.8 pW during operation (Fig. S1F).
The overall architecture of the proposed monolithically-integrated CMOS temperature sensor is shown 
in Fig. 2. Here, the CWT current reference, ICWT, charges capacitor CREF, generating a ramp voltage Vramp, CWT 
(Fig. 2A), which serves as the Reference Sensing Unit (RSU). The capacitor is purged (reset) once Vramp, CWT 
reaches VREF, a temperature-stabilized voltage reference, thus generating an intrinsic temperature-stabilized oscil-
lator. The period of the intrinsic oscillator is
= +T V C
I
T
(3)OSC
REF REF
CWT
LP
where TLP is the delay of the loop. At the same time, in the Temperature to Current Conversion Unit (TCCU) 
shown in Fig. 2B, a PTAT current reference, IPTAT, SUB, charges a binary-weighted MIM capacitor, CDAC, gener-
ating another ramp voltage, Vramp, PTAT. The temperature-encoded voltages are then conditioned by the Analog 
Processing Unit (APU) (Fig. 2C) where an arbiter (Fig. 2D) was employed to determine which of the two ramp 
voltages crossed VREF first. The arbiter output is then used as the input of the Digital Processing Unit (DPU) 
(Fig. 2E) to determine if CDAC should be incremented or decremented to match the charging time of Vramp, CWT 
in the RSU, rendering a 10b output code proportional to temperature via discrete time digital feedback control. 
Figure 2F shows an example operation of the DPU.
As shown in Fig. S1F, the current from the PTAT reference is given by IPTAT = kT + Io, where k is the tempera-
ture coefficient, T is the absolute temperature, and Io represents an offset. Therefore, at steady state
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Across the temperature range from Tmin to Tmax, the minimum and maximum required CDAC can be calculated 
by (5) and (6), respectively,
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As shown in (5) and (6), the area of the capacitor CDAC (which can dominate the chip size) is proportional to Io, 
while (7) indicates that the achievable temperature-to-digital conversion resolution is inversely proportional to k. 
Thus, to achieve a large resolution in small area, a current subtractor was employed (Fig. 3), whereby n × IPTAT is 
subtracted from m × ICWT to generate IPTAT, SUB, effectively multiplying the temperature coefficient (and therefore 
resolution) by n (n = 3 in this implementation and is trimmable), while reducing the required capacitor CDAC area 
by a factor of n-m × ICWT/Io (2.2 in this implementation).
The proposed temperature sensor was fabricated in a standard 65 nm CMOS, and occupied 0.15 mm2. The 
intrinsic oscillator alone occupied an area of 0.038 mm2, and, as shown in Fig. 4A, oscillated at 0.208 Hz and con-
sumed 11.8 pW at 20 °C (Fig. 4B). The oscillator achieved a temperature coefficient of 772 ppm/°C (Fig. 4A) and 
line regulation was measured to be 6%/V from 0.4 V to 1.0 V (Fig. S2A).
Four samples of the temperature sensor were tested in a temperature-controlled oven. At 0.5 V, the temper-
ature sensor output codes were measured to be stable across the temperature range (a representative transient 
waveform is shown in Fig. S2B). The accuracy of temperature sensing was measured by ramping ambient air tem-
perature at a rate of 0.2 °C/minute from −20 to 40 °C, and comparing the digital sensor output to the readings of 
a proximal platinum resistance thermometer. As shown in Fig. 4C, the temperature sensors achieved a worst-case 
inaccuracy of ±1.93 °C after a second order polynomial fit to their average characteristic. Measured from 1500 
consecutive conversions, the temperature sensing resolution was 0.21 °C at 20 °C.
At 0.5 V, the four temperature sensor samples consumed 113 pW at 20 °C (including the fully on-chip RSU, APU, 
and DPU), which improves state-of-the-art16 by 628× as indicated in the comparison table in Fig. 5A 12, 14, 17, 30, 31. 
The power of the DPU, which consists of digital control logic, counters, level shifters, etc., dominates the system-level 
Figure 2. Architecture of the proposed temperature sensor. (A) A temperature-stable current source was 
employed to generate a CWT ramp voltage, Vramp, CWT, by charging capacitor CREF. (B) A PTAT current source 
was employed as the temperature sensing core by converting temperature to a corresponding current and 
generated a PTAT ramp voltage, Vramp, PTAT, by charging a digitally-controllable bank of capacitors CDAC. (C) 
An analog processing unit consisting of a temperature-stabilized VRG, comparators, and an arbiter was 
implemented to translate the temperature-encoded analog voltages to digital signals. (D) Schematic of the 
Arbiter. (E) A digital processing unit processes the information, controls CDAC, and generates the digital codes 
corresponding to the ambient temperature. (F) An example operation of the DPU illustrates that CDAC was 
tuned via discrete time digital feedback to match the rising time of Vramp, CWT in RSU.
www.nature.com/scientificreports/
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power consumption, as indicated by the power breakdown in Fig. 5B. The temperature sensor required 4.8 s of con-
version time, resulting in 540 pJ/conversion, which is >4× lower than prior fully-integrated temperature sensors 
(including the energy of all reference generators). It should be noted that while prior-art designs can in principal be 
duty-cycled to achieve low average power given similar energy efficiency metrics, the power of always-on reference 
generators and oscillators are difficult to scale, and power gating transistors have finite on resistance and off cur-
rents, limiting the ability to simply scale prior-art architectures down to sub-nW levels without significant re-design 
efforts. A die photograph of the fully-integrated temperature sensor is shown in Fig. 5C.
Discussion
The sensor described in this work enables transduction and digitization of temperature at 628× lower power 
than prior-art without a significant reduction in sensing accuracy. By combining the generation of CWT and 
PTAT voltages via subthreshold-biased 2T circuits with tunneling-current-based CWT resistances to generate 
CWT and PTAT currents, and using these currents in a feedback circuit that normalizes charging time via a 
Figure 3. Implementation of the current subtractor employed to increase temperature conversion resolution by 
increasing the effective temperature coefficient k, where m = 1 and n = 3.
Figure 4. Experimental results of the intrinsic oscillator and temperature sensor. (A) Measured oscillation 
frequency of the intrinsic oscillator across temperature at VDD = 0.5 V. (B) Measured power of the intrinsic 
oscillator across temperature at VDD = 0.5 V. (C) Measured temperature error across temperature at VDD = 0.5 V. 
(D) Measured power of the temperature sensor across temperature at VDD = 0.5 V.
www.nature.com/scientificreports/
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digitally-controlled capacitor bank, temperature was directly digitized at ultra-low-power. With a relaxation 
oscillator intrinsically built into the proposed architecture, no external references, biases, clocks, or any other 
components are required for temperature-to-digital transduction. The proposed sensor enables a new class of 
devices that can monitor their environments with nearly zero power, enabling ultra-long battery life, or energy 
harvesting from low-power sources towards energy-autonomous operation. While measurements across the four 
chips presented in this paper gives an idea of the accuracy of the proposed temperature sensor in the presence of 
process variation, more die-to-die, wafer-to-wafer, and lot-to-lot measurements would be needed in future work 
to validate accuracy for volume manufacturing.
Methods
Integrated circuit fabrication. The prototype chip was fabricated in a 65 nm 1P9M (1 poly layer and 9 
metal layers) commercial technology (Fig. 4G).
Monolithic MIM capacitors. As shown in Fig. 4G, MIM capacitors CREF and CDAC were sized to be 4.6 pF 
and 9.7 pF, respectively.
Ultra-low-leakage CMOS switch design. Since the circuit operates at tens of pA, temperature-dependent 
leakage across reset switches can inadvertently discharge CREF and CDAC, significantly affecting linearity and tem-
perature stability. Thus, an ultra-low leakage switch was employed, whereby two NMOS transistors were con-
nected in series, and the source node was actively driven to the drain potential via a 1.8 pW operational-amplifier 
(op-amp) and a gate-boosted control switch (Fig. S3A). Simulations reveal a 50× improvement of leakage 
variation across the temperature range, to less than 21.5 ± 0.5 fA. To maximize the linearity of the capacitive 
digital-to-analog converter (DAC) at low voltage, binary-weighted switches were designed with dynamic thresh-
old and boosted gate control, improving linearity by 13.2× (Fig. S3B).
Measurement bench. The prototype chip was wire bonded with a 48-pin quad-flat no-leads (QFN-48) 
package and mounted on a printed circuit board fabricated with an FR-4 substrate. The traces on the PCB were 
shielded and solder mask between the PCB traces was removed to minimize the leakage. Sub-Miniature version 
A (SMA) connectors were mounted on the PCB for power supplies and digital readout. The PCB was placed 
in a TestEquity 106 temperature chamber which controlled the environmental temperature of the chip in the 
measurement. A platinum resistance temperature device (Thomas Traceable Resistance Temperature Detectors 
Platinum Thermometer) was placed next to the chip and used as a temperature reference. An Opal Kelly 
XEM6310 field-programmable gate array (FPGA) was employed to read the digital output of the temperature 
sensor and transferred the data to Matlab. All power consumption measurement in this work were taken with a 
Keithley 6430 sub-fA SourceMeter with high-isolation shielded triaxial cables.
Data availability. All relevant data is available from the authors on request.
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